AMD CPU 缓存

深藏阁楼爱情的钟 2023-03-04 06:31 106阅读 0赞

  • CPU逻辑核总数

    nproc —all

    128

    lscpu

    L1d 缓存： 32K
    L1i 缓存： 32K
    L2 缓存： 512K
    L3 缓存： 16384K

    dmidecode -t cache

    dmidecode 3.1

    Getting SMBIOS data from sysfs.
    SMBIOS 3.2.0 present.

    SMBIOS implementations newer than version 3.1.1 are not

    fully supported by this version of dmidecode.

    Handle 0x000C, DMI type 7, 27 bytes
    Cache Information

    1. Socket Designation: L1 - Cache
    2. Configuration: Enabled, Not Socketed, Level 1
    3. Operational Mode: Write Back
    4. Location: Internal
    5. Installed Size: 4096 kB                                  缓存大小
    6. Maximum Size: 4096 kB                                   4MB
    7. Supported SRAM Types:
    8.     Pipeline Burst
    9. Installed SRAM Type: Pipeline Burst
    10. Speed: 1 ns
    11. Error Correction Type: Multi-bit ECC
    12. System Type: Unified
    13. Associativity: 8-way Set-associative

    Handle 0x000D, DMI type 7, 27 bytes
    Cache Information

    1. Socket Designation: L2 - Cache
    2. Configuration: Enabled, Not Socketed, Level 2
    3. Operational Mode: Write Back
    4. Location: Internal
    5. Installed Size: 32768 kB                                    
    6. Maximum Size: 32768 kB                                32MB
    7. Supported SRAM Types:
    8.     Pipeline Burst
    9. Installed SRAM Type: Pipeline Burst
    10. Speed: 1 ns
    11. Error Correction Type: Multi-bit ECC
    12. System Type: Unified
    13. Associativity: 8-way Set-associative

    Handle 0x000E, DMI type 7, 27 bytes
    Cache Information

    1. Socket Designation: L3 - Cache
    2. Configuration: Enabled, Not Socketed, Level 3
    3. Operational Mode: Write Back
    4. Location: Internal
    5. Installed Size: 262144 kB
    6. Maximum Size: 262144 kB                                256MB     
    7. Supported SRAM Types:
    8.     Pipeline Burst
    9. Installed SRAM Type: Pipeline Burst
    10. Speed: 1 ns
    11. Error Correction Type: Multi-bit ECC
    12. System Type: Unified
    13. Associativity: 16-way Set-associative

    lshw -C memory

    *-cache:0

    1.    description: L1 cache
    2.    physical id: c
    3.    slot: L1 - Cache
    4.    size: 4MiB
    5.    capacity: 4MiB
    6.    clock: 1GHz (1.0ns)
    7.    capabilities: pipeline-burst internal write-back unified
    8.    configuration: level=1

    *-cache:1

    1.    description: L2 cache
    2.    physical id: d
    3.    slot: L2 - Cache
    4.    size: 32MiB
    5.    capacity: 32MiB
    6.    clock: 1GHz (1.0ns)
    7.    capabilities: pipeline-burst internal write-back unified
    8.    configuration: level=2

    *-cache:2

    1.    description: L3 cache
    2.    physical id: e
    3.    slot: L3 - Cache
    4.    size: 256MiB
    5.    capacity: 256MiB
    6.    clock: 1GHz (1.0ns)
    7.    capabilities: pipeline-burst internal write-back unified
    8.    configuration: level=3

参考：

  1. 【Linux基础】查看硬件信息-CPU
  2. AMD Ryzen™ Threadripper™ 3990X
  3. CPU Cache 机制以及 Cache miss
  4. 有什么方法可以知道Linux中L1，L2，L3缓存和RAM的大小吗？

发表评论

表情：
评论列表 （有 0 条评论，106人围观）

还没有评论，来说两句吧...

相关阅读

    相关 CPU多级缓存-缓存一致性

    前言：为什么需要CPU cache？ 因为：由于cpu频率太快，在处理器时钟周期内，cpu常常要等待主存，浪费资源，所以cache的出现，主要解决缓解cpu和主存之间速度不匹

    怼烎@怼烎@/ 0 赞/ 453 阅读