AM335x启动流程（BootRom->MLO->Uboot）超详细源码分析

分手后的思念是犯贱 2022-05-13 15:42 544阅读 0赞

写的非常好，收藏学习

参考文件：

1，AM335x ARM Cortex-A8 Microprocessors (MPUs) Technical Reference Manual.pdf；

2，am3359.pdf；

**1，am335x的cpu上电后，会跳到哪个地址去执行？**

答：

芯片到uboot启动流程 ：ROM → MLO(SPL)→ uboot.img

AM335x 中bootloader被分成了 3 个部分：

**第一级 bootloader：**引导加载程序，板子上电后会自动执行这些代码，如选择哪种方式启动（NAND，SDcard，UART。。。），然后跳转转到第二级 bootloader。这些代码应该是存放在 176KB 的 ROM 中。

![28458801_1359884692bbKj.png][]

![28458801_1360030827L6u7.png][]

**第二级 bootloader：**MLO（SPL），用以硬件初始化：关闭看门狗，关闭中断，设置 CPU 时钟频率、速度等操作。然后会跳转到第三级bootloader。MLO文件应该会被映射到 64 KB的 Internal SRAM 中。

![28458801_1359884707t6fk.png][]

**第三级 bootloader：**uboot.img，C代码的入口。

![28458801_135988479506fn.png][]

其中第一级 bootloader 是板子固化的，第二级和第三级是通过编译 uboot 所得的。

![28458801_1359883597qXx7.png][]

![28458801_13598836503jEe.png][]

**2，第二级 bootloader：MLO（SPL）做了哪些事情？**

**MLO(SPL)内存分布如下：**

**![28458801_1361176315KzT7.png][]**

**SPL内存重映射：**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 </td> 
 <td> <code>&lt;PATH : /include/configs/am335x_evm.h&gt;</code> <code>#define CONFIG_SPL_TEXT_BASE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 0x402F0400</code> <code>#define CONFIG_SPL_MAX_SIZE&nbsp;&nbsp;&nbsp;&nbsp; (46 * 1024)</code> <code>#define CONFIG_SPL_STACK&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LOW_LEVEL_SRAM_STACK</code> &nbsp; <code>#define CONFIG_SPL_BSS_START_ADDR&nbsp;&nbsp; 0x80000000</code> <code>#define CONFIG_SPL_BSS_MAX_SIZE&nbsp;&nbsp;&nbsp;&nbsp; 0x80000&nbsp;&nbsp;&nbsp;&nbsp; /* 512 KB */ &lt;span style="font-size:16px;color:#003399;"&gt;&lt;strong&gt;&lt;/strong&gt;&lt;/span&gt;</code> </td> 
 </tr> 
 </tbody> 
</table>

**    ****@1@ 保存启动参数 ****bl    save\_boot\_params**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 </td> 
 <td> <code>&lt;PATH :&nbsp;</code><code>/arch/arm/cpu/armv7/start</code><code>.S&gt;</code> <code>/*</code> <code>&nbsp;</code><code>* the actual reset code</code> <code>&nbsp;</code><code>*/</code> &nbsp; <code>reset:</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bl&nbsp; save_boot_params</code> </td> 
 </tr> 
 </tbody> 
</table>

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 </td> 
 <td> <code>/*《PATH: /arch/arm/include/asm/arch-ti81xx/omap.h》</code> <code>&nbsp;</code><code>* Non-secure SRAM Addresses</code> <code>&nbsp;</code><code>* Non-secure RAM starts at 0x40300000 for GP devices. But we keep SRAM_BASE</code> <code>&nbsp;</code><code>* at 0x40304000(EMU base) so that our code works for both EMU and GP</code> <code>&nbsp;</code><code>*/</code> <code>#define NON_SECURE_SRAM_START&nbsp;&nbsp; 0x40304000</code> <code>#define NON_SECURE_SRAM_END 0x4030E000</code> <code>#define LOW_LEVEL_SRAM_STACK&nbsp;&nbsp;&nbsp; 0x4030B7FC</code> </td> 
 </tr> 
 </tbody> 
</table>

**问题：这些参数是保存在哪里的？大概有哪些参数？**

答：

这些参数保存的内存地址为 64 KB 的 OCM RAM 中：

![28458801_13600331869XZu.png][]

![28458801_13600322896766.png][]

**注：Dowloaded Image 区域：是用来保存 MLO（SPL） 文件的，其最大可达到 109 KB**

![28458801_1360032352UTa6.png][]

![28458801_1360033584If0v.png][]

![28458801_13600336313Ii4.png][]

![28458801_1360033747V98V.png][]

**    ****@a2@ 设置 CPU 为 SVC32 模式**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 </td> 
 <td> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>&lt;PATH :&nbsp;</code><code>/arch/arm/cpu/armv7/start</code><code>.S&gt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/*</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>*&nbsp;</code><code>set</code>&nbsp;<code>the cpu to SVC32 mode</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>*/</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mrs r0, cpsr</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bic r0, r0,&nbsp;</code><code>#0x1f</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>orr r0, r0,&nbsp;</code><code>#0xd3</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>msr cpsr,r0</code> </td> 
 </tr> 
 </tbody> 
</table>

**   CPSR**:程序状态寄存器(current program status register)(当前程序状态寄存器)，在任何处理器模式下被访问。它包含了条件标志位、中断禁止位、当前处理器模式标志以及其他的一些控制和状态位。  
CPSR在用户级编程时用于存储条件码。

**  SPSR:**程序状态保存寄存器（saved program statusregister）,每一种处理器模式下都有一个状态寄存器SPSR,SPSR用于保存CPSR的状态，以便异常返回后恢复异常发生时的工作状态。当特定的异常中断发生时，这个寄存器用于存放当前程序状态寄存器的内容。在异常中断退出时，可以用SPSR来恢复CPSR。由于用户模式和系统模式不是异常中断模式，所以他没有SPSR。当用户在用户模式或系统模式访问SPSR，将产生不可预知的后果。

CPSR格式如下所示。SPSR和CPSR格式相同。  
31 30 29 28 27 26 7 6 5 4 3 2 1 0  
N Z C V Q DNM(RAZ) I F T M4 M3 M2 M1 M0

**详解：**[**http://blog.chinaunix.net/uid-28458801-id-3487199.html**][http_blog.chinaunix.net_uid-28458801-id-3487199.html]

**    ****@a3@ CPU的初始化**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 </td> 
 <td> <code>《PATH : /arch/arm/cpu/armv7/start.S》</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* the mask ROM code should have PLL and others stable */</code> <code>#ifndef CONFIG_SKIP_LOWLEVEL_INIT</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bl&nbsp; cpu_init_crit</code> <code>#endif</code> </td> 
 </tr> 
 </tbody> 
</table>

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 </td> 
 <td> <code>&lt;PATH :&nbsp;</code><code>/arch/arm/cpu/armv7/omap-common/lowlevel_init</code><code>.S&gt;</code> <code>.globl lowlevel_init</code> <code>lowlevel_init:</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/*</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>* Setup a temporary stack</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>*/</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ldr sp, =LOW_LEVEL_SRAM_STACK</code> &nbsp; <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/*</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>* Save the old lr(passed&nbsp;</code><code>in</code>&nbsp;<code>ip) and the current lr to stack</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>*/</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>push&nbsp;&nbsp;&nbsp; {ip, lr}</code> &nbsp; <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/*</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>* go setup pll, mux, memory</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>*/</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bl&nbsp; s_init</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>pop {ip, pc}</code> </td> 
 </tr> 
 </tbody> 
</table>

**问题：CPU的初始化有哪些内容？**

答：

**            @b1@ 首先要设置堆栈区，因为将会调用 C函数来实现CPU的初始化**

**问题：这个堆栈在什么位置，其内存大小是多少？**

答

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 </td> 
 <td> <code>《PATH ：/arch/arm/</code><code>include</code><code>/asm/arch-ti81xx/omap.h》</code> <code>#define LOW_LEVEL_SRAM_STACK&nbsp;&nbsp;&nbsp;&nbsp;</code><code>0x4030B7FC</code><code>&lt;strong&gt;&lt;/strong&gt;</code> </td> 
 </tr> 
 </tbody> 
</table>

**![28458801_1360036744DPZ4.png][]**

![28458801_1360036679w7rn.png][]

**            @b2@ 执行 s\_init() 函数，实现 CPU 的初始化**

**    ****    ****    ****    ****    ****@c1@ 使能第二级缓冲区**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 </td> 
 <td> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Can be removed as A8 comes up with L2 enabled */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>l2_cache_enable();</code> &nbsp; <code>&lt;PATH : /arch/arm/cpu/armv7/ti81xx/cache.S&gt;</code> <code>l2_cache_enable:</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>push&nbsp;&nbsp;&nbsp; {r0, r1, r2, lr}</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mrc 15, 0, r3, cr1, cr0, 1</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>orr r3, r3, #2</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mcr 15, 0, r3, cr1, cr0, 1</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>pop {r1, r2, r3, pc}</code> </td> 
 </tr> 
 </tbody> 
</table>

![28458801_1360048642ReR8.png][]

**    ****    ****    ****    ****    ****@c2@ 关闭看门狗（WDT）**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 </td> 
 <td> <code>/* WDT1 is already running when the bootloader gets control</code> <code>&nbsp;</code><code>* Disable it to avoid "random" resets</code> <code>&nbsp;</code><code>*/</code> <code>__raw_writel(0xAAAA, WDT_WSPR);</code> <code>while</code><code>(__raw_readl(WDT_WWPS) != 0x0);</code> <code>__raw_writel(0x5555, WDT_WSPR);</code> <code>while</code><code>(__raw_readl(WDT_WWPS) != 0x0);</code> </td> 
 </tr> 
 </tbody> 
</table>

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 </td> 
 <td> <code>&lt;PATH : /arch/arm/</code><code>include</code><code>/asm/arch-ti81xx/cpu.h&gt;</code> <code>#define WDT_WSPR&nbsp;&nbsp;&nbsp; (WDT_BASE +&nbsp;</code><code>0x048</code><code>)</code> &nbsp; &nbsp; <code>&lt;PATH : /arch/arm/</code><code>include</code><code>/asm/arch-ti81xx/hardware.h&gt;</code> <code>/* Watchdog Timer */</code> <code>#ifdef CONFIG_AM335X</code> <code>#define WDT_BASE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>0x44E35000</code> <code>#</code><code>else</code> <code>#define WDT_BASE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>0x480C2000</code> <code>#endif</code> </td> 
 </tr> 
 </tbody> 
</table>

**![28458801_1360050929HZ1Y.png][]**

**![28458801_1360051789l6DO.png][]**

**![28458801_1360051852Ih1i.png][]**

**    ****    ****    ****    ****    ****@c3@**** 给外设设置好 PLL 和 时钟频率等**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 </td> 
 <td> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Setup the PLLs and the clocks for the peripherals */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>pll_init();</code> &nbsp; &nbsp; <code>&lt;PATH : /board/ti/am335x/pll.c&gt;</code> <code>/*</code> <code>&nbsp;</code><code>* Configure the PLL/PRCM for necessary peripherals</code> <code>&nbsp;</code><code>*/</code> <code>void</code>&nbsp;<code>pll_init()</code> <code>{ </code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mpu_pll_config(MPUPLL_M_500);</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>core_pll_config();</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>per_pll_config();</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ddr_pll_config();</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Enable the required interconnect clocks */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>interface_clocks_enable();</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Enable power domain transition */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>power_domain_transition_enable();</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Enable the required peripherals */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>per_clocks_enable();</code> <code>}</code> </td> 
 </tr> 
 </tbody> 
</table>

**![28458801_1360053691NbqG.png][]**

**    ****    ****    ****    ****    ****@c4@ 使能 32-KHz 频率的实时时钟**

**![28458801_1360054158I10F.png][]**

**    ****    ****    ****    ****    ****@c5@ 使能UART0**

![28458801_1360054569U66b.png][]

**    ****    ****    ****    ****    ****@c6@ 初始化 定时器**

![28458801_13600549624IkP.png][]

![28458801_1360054972yv2b.png][]

**    ****    ****    ****    ****    ****@c7@ 初始化控制台，通过UART可以查看相关信息**

**    ****    ****    ****    ****    ****@c8@ 配置 DDR**

![28458801_1360055466Bjn9.png][]

**    ****    ****    ****    ****    ****@c DONE@**

**            @b DONE@**

**    ****@a4@ 设置 internal RAM 内存空间的栈指针，调用 board\_init\_f()函数**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 </td> 
 <td> <code>/* Set stackpointer&nbsp;</code><code>in</code>&nbsp;<code>internal RAM to call board_init_f */</code> <code>call_board_init_f:</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ldr sp, =(CONFIG_SYS_INIT_SP_ADDR)</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bic sp, sp,&nbsp;</code><code>#7 /* 8-byte alignment for ABI compliance */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ldr r0,=0x00000000</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bl&nbsp; board_init_f</code> </td> 
 </tr> 
 </tbody> 
</table>

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 </td> 
 <td> <code>&lt;PATH :&nbsp;</code><code>/arch/arm/cpu/armv7/start</code><code>.S&gt;</code> <code>/*</code> <code>&nbsp;</code><code>* void relocate_code (addr_sp, gd, addr_moni)</code> <code>&nbsp;</code><code>*</code> <code>&nbsp;</code><code>* This&nbsp;</code><code>"function"</code>&nbsp;<code>does not&nbsp;</code><code>return</code><code>, instead it continues&nbsp;</code><code>in</code>&nbsp;<code>RAM</code> <code>&nbsp;</code><code>* after relocating the monitor code.</code> <code>&nbsp;</code><code>*</code> <code>&nbsp;</code><code>*/</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>.globl&nbsp; relocate_code</code> <code>relocate_code:</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mov r4, r0&nbsp; /* save addr_sp */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mov r5, r1&nbsp; /* save addr of gd */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mov r6, r2&nbsp; /* save addr of destination 0x402F0400*/</code> </td> 
 </tr> 
 </tbody> 
</table>

**    ****@a5@ 代码重定位**

**代码重定向，它首先检测自己(MLO)是否已经在内存中：**

**如果是直接跳到下面的堆栈初始化代码 clear\_bss。**

**如果不是就将自己从Nor Flash中拷贝到内存中。**

**Nor Flash 和Nand Flash 本质区别就在于是否进行代码拷贝，也就是下面代码所表述：无论  
是Nor Flash 还是Nand Flash，核心思想就是将 uboot 代码搬运到内存中去运行，但是没有拷  
贝bss 后面这段代码，只拷贝bss 前面的代码，bss 代码是放置全局变量的。Bss 段代码是为  
了清零，拷贝过去再清零重复操作。**

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 </td> 
 <td> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Set up the stack&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>stack_setup:</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mov sp, r4</code> &nbsp; <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>adr r0, _start</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>cmp</code>&nbsp;<code>r0, r6</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>moveq&nbsp;&nbsp; r9,&nbsp;</code><code>#0&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /* no relocation. relocation offset(r9) = 0 */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>beq clear_bss&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /* skip relocation */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>mov r1, r6&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /* r1 &lt;- scratch&nbsp;</code><code>for</code>&nbsp;<code>copy_loop */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ldr r3, _image_copy_end_ofs</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>add r2, r0, r3&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /* r2 &lt;-&nbsp;</code><code>source</code>&nbsp;<code>end address&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; */</code> &nbsp; <code>copy_loop:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /* 自拷贝 */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ldmia&nbsp;&nbsp; r0!, {r9-r10}&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /* copy from&nbsp;</code><code>source</code>&nbsp;<code>address [r0]&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>stmia&nbsp;&nbsp; r1!, {r9-r10}&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /* copy to&nbsp;&nbsp; target address [r1]&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>cmp</code>&nbsp;<code>r0, r2&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; /*&nbsp;</code><code>until</code>&nbsp;<code>source</code>&nbsp;<code>end address [r2]&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>blo copy_loop</code> </td> 
 </tr> 
 </tbody> 
</table>

**    ****@a6@ 清空 bss 段**

**    ****@a7@ 调用函数 board\_init\_r，用以完成 MLO（SPI）阶段的所有初始化，并跳转到 uboot.img 阶段**

**    ****@a DONE@**

**3，第三级 bootloader：uboot.img 做了哪些事情？**

**uboot.img 内存分布如下：**

![28458801_1361176349f1Fg.png][]

![28458801_1361761281l67L.png][]

**访问 ****/arch/arm/lib/board.c 中** **的 board\_init\_f() 函数****：**

在 uboot.img 运行过程中，有两个非常重要的结构体：gd\_t 和 bd\_t 。

其中 **gd\_t** ：global\_data 数据结构的定义，位于：/arch/arm/include/asm/global\_data.h 中。

其成员主要是一些全局的系统初始化参数。

其中 **bd\_t** ：bd\_info 数据结构的定义，位于：/arch/arm/include/asm/u-boot.h 中。

其成员是开发板的相关参数。

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 </td> 
 <td> <code>&lt;PATH : /arch/arm/include/asm/global_data.h &gt;</code> <code>/*</code> <code>&nbsp;</code><code>* The following data structure is placed in some memory which is</code> <code>&nbsp;</code><code>* available very early after boot (like DPRAM on MPC8xx/MPC82xx, or</code> <code>&nbsp;</code><code>* some locked parts of the data cache) to allow for a minimum set of</code> <code>&nbsp;</code><code>* global variables during system initialization (until we have set</code> <code>&nbsp;</code><code>* up the memory controller so that we can use RAM).</code> <code>&nbsp;</code><code>*</code> <code>&nbsp;</code><code>* Keep it *SMALL* and remember to set GENERATED_GBL_DATA_SIZE &gt; sizeof(gd_t)</code> <code>&nbsp;</code><code>*/</code> &nbsp; <code>typedef</code>&nbsp;<code>struct</code>&nbsp;&nbsp;<code>global_data { </code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bd_t&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; *bd;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>flags;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>baudrate;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>have_console;&nbsp;&nbsp;&nbsp;</code><code>/* serial_init() was called */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>env_addr;&nbsp;&nbsp;&nbsp;</code><code>/* Address&nbsp; of Environment struct */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>env_valid;&nbsp;&nbsp;</code><code>/* Checksum of Environment valid? */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>fb_base;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* base address of frame buffer */</code> <code>#ifdef CONFIG_FSL_ESDHC</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>sdhc_clk;</code> <code>#endif</code> <code>#ifdef CONFIG_AT91FAMILY</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* "static data" needed by at91's clock.c */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>cpu_clk_rate_hz;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>main_clk_rate_hz;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>mck_rate_hz;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>plla_rate_hz;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>pllb_rate_hz;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>at91_pllb_usb_init;</code> <code>#endif</code> <code>#ifdef CONFIG_ARM</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* "static data" needed by most of timer.c on ARM platforms */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>timer_rate_hz;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>tbl;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>tbu;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;<code>long</code>&nbsp;&nbsp;<code>timer_reset_value;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>lastinc;</code> <code>#endif</code> <code>#ifdef CONFIG_IXP425</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>timestamp;</code> <code>#endif</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>relocaddr;&nbsp;&nbsp;</code><code>/* Start address of U-Boot in RAM */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>phys_size_t ram_size;&nbsp;&nbsp;&nbsp;</code><code>/* RAM size */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>mon_len;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* monitor len */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>irq_sp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* irq stack pointer */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>start_addr_sp;&nbsp;&nbsp;</code><code>/* start_addr_stackpointer */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>reloc_off;</code> <code>#if !(defined(CONFIG_SYS_ICACHE_OFF) &amp;&amp; defined(CONFIG_SYS_DCACHE_OFF))</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>tlb_addr;</code> <code>#endif</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>void</code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<code>**jt;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* jump table */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>char</code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<code>env_buf[32];&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* buffer for getenv() before reloc. */</code> <code>} gd_t;</code> &nbsp; <code>#define DECLARE_GLOBAL_DATA_PTR&nbsp;&nbsp;&nbsp;&nbsp; register volatile gd_t *gd asm ("r8")</code> &nbsp; &nbsp; <code>&lt;PATH : /arch/arm/include/asm/u-boot.h &gt;</code> <code>typedef</code>&nbsp;<code>struct</code>&nbsp;<code>bd_info { </code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>int</code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<code>bi_baudrate;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* serial console baudrate */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>unsigned&nbsp;</code><code>long</code>&nbsp;&nbsp;&nbsp;<code>bi_ip_addr;&nbsp;</code><code>/* IP Address */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ulong&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; bi_arch_number;&nbsp;</code><code>/* unique id for this board */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ulong&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; bi_boot_params;&nbsp;</code><code>/* where this board expects params */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>struct</code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<code>/* RAM configuration */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>{ </code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ulong start;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ulong size;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>}&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; bi_dram[CONFIG_NR_DRAM_BANKS];</code> <code>} bd_t;</code> </td> 
 </tr> 
 </tbody> 
</table>

其中 **DECLARE\_GLOBAL\_DATA\_PTR** 宏定义在系统初始化过程中会被频繁调用，

**其****的作用是，声明gd这么一个全局的指针，这个指针指向gd\_t结构体类型，并且这个gd指针是保存在ARM的r8这个寄存器里面的。**

uboot.img 第一个运行的文件还是 start.o，其在运行访问的 board\_init\_f() 函数定义在 /arch/arm/lib/board.c 中：

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 </td> 
 <td> <code>&lt;PATH : /arch/arm/lib/board.c &gt;</code> <code>void</code>&nbsp;<code>board_init_f(ulong bootflag)</code> <code>{ </code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>bd_t *bd;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>init_fnc_t **init_fnc_ptr;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>gd_t *id;</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>ulong addr, addr_sp;</code> &nbsp; <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Pointer is writable since we allocated a register for it */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>gd = (gd_t *) ((CONFIG_SYS_INIT_SP_ADDR) &amp; ~0x07);</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* compiler optimization barrier needed for GCC &gt;= 3.4 */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>__asm__ __volatile__(</code><code>""</code><code>: : :</code><code>"memory"</code><code>);</code> &nbsp; <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>memset</code><code>((</code><code>void</code>&nbsp;<code>*)gd, 0,&nbsp;</code><code>sizeof</code><code>(gd_t));</code> &nbsp; <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>...</code> <code>}</code> </td> 
 </tr> 
 </tbody> 
</table>

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 </td> 
 <td> <code>&lt;PATH : /include/configs/am335x_evm&gt;</code> <code>#define CONFIG_SYS_INIT_RAM_ADDR&nbsp;&nbsp;&nbsp; SRAM0_START</code> <code>#define CONFIG_SYS_INIT_RAM_SIZE&nbsp;&nbsp;&nbsp; SRAM0_SIZE</code> <code>#define CONFIG_SYS_INIT_SP_ADDR&nbsp;&nbsp;&nbsp;&nbsp; (CONFIG_SYS_INIT_RAM_ADDR + \</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>CONFIG_SYS_INIT_RAM_SIZE - \</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>GENERATED_GBL_DATA_SIZE)</code> &nbsp; <code>&lt;PATH : /arch/arm/include/asm/arch-ti81xx/hardware.h&gt;</code> <code>#define SRAM0_START&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 0x402F0400</code> &nbsp; <code>&lt;PATH : /arch/arm/include/asm/arch-ti81xx/cpu.h&gt;</code> <code>#define SRAM0_SIZE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; (0x1B400) /* 109 KB */</code> &nbsp; <code>&lt;PATH : /am335x/include/generated/generic-asm-offsets.h&gt;</code> <code>#define GENERATED_GBL_DATA_SIZE (128) /* (sizeof(struct global_data) + 15) &amp; ~15 */</code> </td> 
 </tr> 
 </tbody> 
</table>

因此，系统初始化参数将会被保存在 （保存 MLO（SPL）文件的内存空间的）末尾 2 KB 处。

通过计算的 gb 指针指向的内存空间地址为 gb = 0x4030B000

![28458801_1361764759vMN0.png][]

gb\_t 结构体中某些元素的值是来自于 uboot.img's header，这个header的数据保存在内存的0x807FFFCO，大小为 64字节

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 </td> 
 <td> <code>&lt;PATH : /include/image.h&gt;</code> <code>/*</code> <code>&nbsp;</code><code>* Legacy format image header,</code> <code>&nbsp;</code><code>* all data in network byte order (aka natural aka bigendian).</code> <code>&nbsp;</code><code>*/</code> <code>typedef</code>&nbsp;<code>struct</code>&nbsp;<code>image_header { </code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint32_t&nbsp;&nbsp;&nbsp; ih_magic;&nbsp;&nbsp;&nbsp;</code><code>/* Image Header Magic Number&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint32_t&nbsp;&nbsp;&nbsp; ih_hcrc;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Image Header CRC Checksum&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint32_t&nbsp;&nbsp;&nbsp; ih_time;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Image Creation Timestamp */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint32_t&nbsp;&nbsp;&nbsp; ih_size;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Image Data Size&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint32_t&nbsp;&nbsp;&nbsp; ih_load;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Data&nbsp; Load&nbsp; Address&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint32_t&nbsp;&nbsp;&nbsp; ih_ep;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Entry Point Address&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint32_t&nbsp;&nbsp;&nbsp; ih_dcrc;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Image Data CRC Checksum&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint8_t&nbsp;&nbsp;&nbsp;&nbsp; ih_os;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Operating System&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint8_t&nbsp;&nbsp;&nbsp;&nbsp; ih_arch;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* CPU architecture&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint8_t&nbsp;&nbsp;&nbsp;&nbsp; ih_type;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Image Type&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint8_t&nbsp;&nbsp;&nbsp;&nbsp; ih_comp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>/* Compression Type&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>&nbsp;&nbsp;&nbsp;&nbsp;</code><code>uint8_t&nbsp;&nbsp;&nbsp;&nbsp; ih_name[IH_NMLEN];&nbsp;&nbsp;</code><code>/* Image Name&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; */</code> <code>} image_header_t;</code> </td> 
 </tr> 
 </tbody> 
</table>

<table> 
 <tbody> 
 <tr> 
 <td> 1 2 3 4 5 6 7 8 </td> 
 <td> <code>&lt;PATH : /</code><code>include</code><code>/configs/am335x_evm.h&gt;</code> <code>/*</code> <code>&nbsp;</code><code>* 8MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM.</code> <code>&nbsp;</code><code>* 64 bytes before this address should be set aside for u-boot.img's</code> <code>&nbsp;</code><code>* header. That is 0x807FFFC0--0x80800000 should not be used for any</code> <code>&nbsp;</code><code>* other needs.</code> <code>&nbsp;</code><code>*/</code> <code>#define CONFIG_SYS_TEXT_BASE&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</code><code>0x80800000</code> </td> 
 </tr> 
 </tbody> 
</table>

原文： http://blog.chinaunix.net/uid-28458801-id-3486399.html

[28458801_1359884692bbKj.png]: http://blog.chinaunix.net/attachment/201302/3/28458801_1359884692bbKj.png
[28458801_1360030827L6u7.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360030827L6u7.png
[28458801_1359884707t6fk.png]: http://blog.chinaunix.net/attachment/201302/3/28458801_1359884707t6fk.png
[28458801_135988479506fn.png]: http://blog.chinaunix.net/attachment/201302/3/28458801_135988479506fn.png
[28458801_1359883597qXx7.png]: http://blog.chinaunix.net/attachment/201302/3/28458801_1359883597qXx7.png
[28458801_13598836503jEe.png]: http://blog.chinaunix.net/attachment/201302/3/28458801_13598836503jEe.png
[28458801_1361176315KzT7.png]: http://blog.chinaunix.net/attachment/201302/18/28458801_1361176315KzT7.png
[28458801_13600331869XZu.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_13600331869XZu.png
[28458801_13600322896766.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_13600322896766.png
[28458801_1360032352UTa6.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360032352UTa6.png
[28458801_1360033584If0v.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360033584If0v.png
[28458801_13600336313Ii4.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_13600336313Ii4.png
[28458801_1360033747V98V.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360033747V98V.png
[http_blog.chinaunix.net_uid-28458801-id-3487199.html]: http://blog.chinaunix.net/uid-28458801-id-3487199.html
[28458801_1360036744DPZ4.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360036744DPZ4.png
[28458801_1360036679w7rn.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360036679w7rn.png
[28458801_1360048642ReR8.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360048642ReR8.png
[28458801_1360050929HZ1Y.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360050929HZ1Y.png
[28458801_1360051789l6DO.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360051789l6DO.png
[28458801_1360051852Ih1i.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360051852Ih1i.png
[28458801_1360053691NbqG.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360053691NbqG.png
[28458801_1360054158I10F.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360054158I10F.png
[28458801_1360054569U66b.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360054569U66b.png
[28458801_13600549624IkP.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_13600549624IkP.png
[28458801_1360054972yv2b.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360054972yv2b.png
[28458801_1360055466Bjn9.png]: http://blog.chinaunix.net/attachment/201302/5/28458801_1360055466Bjn9.png
[28458801_1361176349f1Fg.png]: http://blog.chinaunix.net/attachment/201302/18/28458801_1361176349f1Fg.png
[28458801_1361761281l67L.png]: http://blog.chinaunix.net/attachment/201302/25/28458801_1361761281l67L.png
[28458801_1361764759vMN0.png]: http://blog.chinaunix.net/attachment/201302/25/28458801_1361764759vMN0.png